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A B S T R A C T
We report on the electrical properties of the AlN/4H-SiC interface using capacitance- and conductance-voltage
(CV and GV) analysis of AlN/SiC MIS capacitors. The crystalline AlN layers are made by hot wall MOCVD. CV
analysis at room temperature reveals an order of magnitude lower density of interface traps at the AlN/SiC
interface than at nitrided SiO2/SiC interfaces. Electron trapping in bulk traps within the AlN is significant when
the MIS capacitors are biased into accumulation resulting in a large flatband voltage shift towards higher gate
voltage. This process is reversible and the electrons are fully released from the AlN layer if depletion bias is
applied at elevated temperatures. Current-voltage (IV) analysis reveals that the breakdown electric field in-
tensity across the AlN dielectric is 3–4MV/cm and is limited by trap assisted leakage. By depositing an addi-
tional SiO2 layer on top of the AlN layer, it is possible to increase the breakdown voltage of the MIS capacitors
significantly without having much impact on the quality of the AlN/SiC interface.
1. Introduction
4H-Silicon carbide (SiC) can be thermally oxidized to yield its native
silicon dioxide (SiO2) but the drawback is a rather poor interface
quality of the SiO2/SiC interface. This results in a low electron channel
mobility in 4H-SiC MOSFETs due to electron trapping and scattering at
the interface. The quality of the SiO2/SiC interface has been improved
by various oxidation and nitridation methods which has enabled the
commercialization of high voltage (> 900 V) MOSFETs [1–3]. These
high voltage devices can tolerate lower channel mobilities than the low
voltage ones because the current there is limited by the resistance of the
low doped SiC used in these devices. However, for low voltage devices a
further reduction in the interface state density near the SiC conduction
band edge is needed to achieve an acceptable electron channel mobi-
lity. In an attempt to overcome this limitation, various high-k gate di-
electrics (e.g. Al2O3, HfO2, AlN) are being explored for SiC metal-in-
sulator-semiconductor (MIS) technology [4–12]. The wide bandgap
(∼6.2 eV) AlN is a potential substitute for SiO2 in SiC MIS devices
[13–15]. The lattice mismatch between SiC and AlN is less than 1%,
which enables a single crystalline growth of AlN films on SiC substrates
[16]. AlN has been investigated on 4H-SiC and the reported conduction
and valence band offsets are 1.7 eV and 1.3 eV respectively as
determined by X-ray photoelectron spectroscopy (XPS) [17]. SiC MIS-
FETs with crystalline AlN as a gate dielectric grown by molecular beam
epitaxy (MBE) have been reported but the structures were leaky and the
channel mobility was very low (< 1 cm2/Vs) [10]. A channel mobility
of 10–20 cm2/Vs is recorded for 6H-SiC MISFETs with MBE grown AlN
dielectric layer while an excessive gate leakage is recorded as well most
likely due to relaxation of the AlN film [18]. Pre-treatment of the SiC
substrate by HCl gas etching and by atomic nitrogen irradiation before
AlN growth have been used to improve the quality of AlN films grown
by MBE [6,19]. A crystalline AlN has also been grown by MOCVD on
both 4H- and 6H-SiC but studies showed a high density of fixed charge
within the AlN and high density of interface traps [8,16].
In this study, we grow crystalline AlN by hot wall MOCVD on n-type
4H-SiC. This method has provided high quality AlN nucleation layers
for GaN growth [20,21]. In addition, we investigate the effect of adding
other wide bandgap dielectrics on top of the AlN layer. The interface
traps at the AlN/4H-SiC interface are investigated by capacitance-vol-
tage (CV) measurements on MIS capacitors. The AlN samples are found
to be sensitive to electron injection during accumulation bias stress and
the emission of trapped electrons is carefully examined by CV mea-
surements using depletion bias stress at elevated temperatures. Fur-
thermore, the dielectric breakdown properties are extracted from
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current-voltage (IV) measurements. We find that the AlN/4H-SiC in-
terface contains very low density of interface traps and the detrimental
traps observed at the SiO2/4H-SiC interface are practically absent at the
AlN/4H-SiC interface.
2. Experimental methods
The SiC MIS samples used in this study have 10 µm thick n-type
epitaxial layers with a net doping concentration of ∼1×1016 cm−3
grown on 4 degrees off-axis (0 0 0 1) highly doped n-type 4H-SiC sub-
strates. The dielectric is AlN either as a single layer or in a stack with
SiO2, Al2O3 or Si3N4. The purpose of using dielectric stacks is to com-
pare the leakage properties and electron injection into such stacks to a
single layer AlN. The single crystalline AlN layer was grown in a hor-
izontal hot-wall MOCVD reactor at 1100 °C [20,21]. Ammonia and
Al2(CH3)6 are used as a precursor for nitrogen and aluminium respec-
tively. Prior to the growth, the SiC surface was exposed in H2 ambient at
1320 °C, in order to obtain an oxide-free surface. The details of the SiC
surface cleaning and AlN growth process are given in Ref. [21]. The
morphology of the AlN/SiC samples was characterized by atomic force
microscopy (AFM). Afterwards, the additional layers of SiO2, Al2O3 or
Si3N4 were deposited by different methods. The SiO2 layer was de-
posited by plasma enhanced chemical vapor deposition (PECVD) at
300 °C using source gases of nitrous oxide and silane. The Al2O3 was
grown by atomic layer deposition (ALD) at 300 °C via thermal decom-
position of Al2(CH3)6 in water ambient. In addition, Si3N4 layer was
made by low pressure chemical vapor deposition (LPCVD) at 770 °C
using source gases of ammonia and chlorosilane. The MIS capacitors
were made by sputtering 0.5 µm thick aluminum as a gate metal, pat-
terned by lithography and etching to form circular capacitors. Alu-
minum served as a backside contact as well.
The MIS samples investigated are summarized in Table 1. Reference
samples with 32 nm or 37 nm thick SiO2 grown in dry oxygen or in N2O
at 1240 °C were analyzed. Nitrided oxides (made by oxidation or an-
nealing in N2O or NO ambient) are the currently used gate dielectrics in
SiC MOSFETs [3]. Another reference SiO2 film was investigated which
was made by intentional sodium contamination typically called sodium
enhanced oxidation (SEO). Such oxides contain very low densities of
interface traps but mobile sodium ions present within the oxide pre-
vents their practical use in SiC MOSFETs [22]. In the SEO method, a
100 nm oxide was grown in O2 ambient at 1240 °C and densified in
nitrogen medium at 1000 °C for 5 h. This whole oxidation process was
performed in alumina furnace tube with carrier boat made of sintered
alumina. The alumina contains trace amounts of sodium which are
responsible for increase in oxidation rate and for the reduction of in-
terface traps [22]. All the reference samples were cleaned with HF for
1min, prior to the deposition of SiO2, in order to remove the native
oxide of SiC.
CV measurements are performed on 300 µm circular Al pads of each
sample using an Agilent E4980A LCR meter. The test frequencies were
between 1 kHz and 1MHz. Traps in a dielectric are generally classified
into interface, near-interface (or border) and bulk traps with respect to
their location in dielectric [23]. These traps can easily be detected by
performing CV measurements under different conditions. The first
estimate of the number density of interface and near-interface states in
MIS capacitors is done by investigating the frequency dispersion of the
CV curves. Electron capture into interface states is most often a fast
process while electron emission from interface traps is normally much
slower and is a thermal process which depends on the difference Ec− E
(where E is the energy level of the interface trap and Ec denotes the SiC
conduction band edge). If an electron is captured and not emitted again
this is detected as a shift of the CV curve to higher gate voltages. If the
test frequency is high (1MHz) then more traps will not emit their
electrons and the curve is shifted to higher gate voltage as compared to
the low frequency (1 kHz) curve [24]. Our samples have bulk traps as
well that are located some distance into the dielectric and capture
electrons from the semiconductor during accumulation bias stress
which is detected as a shift in the CV curves. The trapped electrons do
not return unless the temperature is raised and reverse electric field is
applied for a long-time period. The number density of trapped electrons
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where VFB(f) and VFB(s) are the flatband voltages of a fresh and of a
stressed MIS sample respectively, Cd is the dielectric capacitance and A
is the area of the circular MIS capacitor.
IV measurements are made on 100 µm circular pads of sample 1 and
sample 3 as well as on reference MIS samples using Keithley 617
electrometer. IV is used to determine the dielectric breakdown strength
and the tunneling barrier height of these samples. All CV and IV mea-
surements are performed in vacuum of 10−3 mbar in liquid nitrogen
cooled cryostat.
3. Results and discussion
3.1. Density of interface traps at the AlN/SiC interface
CV is performed to estimate the density of interface traps at the
AlN/SiC interface. Fig. 1 shows room temperature CV spectra for AlN
MIS samples 1 (10 nm AlN) and 3 (40 nm SiO2/10 nm AlN). These n-
type MIS capacitors show a clear accumulation at positive voltages and
depletion for negative voltages. The relative dielectric constant for AlN
deduced from the accumulation capacitance is ∼8.7. The flatband
voltage is ∼0.7 V which is close to the theoretical flatband voltage (i.e.
∼0.4 V) which shows that initially the AlN layer contains insignificant
amount of fixed charge. Here, CV data is shown for test frequencies
between 1 kHz and 1MHz and there is virtually no frequency dispersion
in both samples which indicates that the single layer AlN and the SiO2/
AlN stack both contain low density of interface states. Leakage is ob-
served in sample 1 above gate voltage of 3 V corresponding to an
electric field intensity of approximately 3MV/cm across the AlN while
the MIS capacitor with stacked dielectric, sample 3, shows no leakage
up to 40 V gate bias (maximum bias for the CV meter).
Fig. 2 shows the density of interface states as a function of energy
near the SiC conduction band edge extracted from room temperature
CV measurements for (a) single AlN layers and for (b) samples with
dielectric stack along with three reference SiO2 MIS capacitors. Fig. 2a
Table 1
MIS devices used in this study.
No. MIS structures Thickness of dielectrics Method of dielectric deposition
1 Al/AlN/SiC 10 nm MOCVD at 1100 °C
2 Al/AlN/SiC 30 nm MOCVD at 1100 °C
3 Al/SiO2/AlN/SiC 40 nm/10 nm PECVD at 300 °C/MOCVD at 1100 °C
4 Al/SiO2/AlN/SiC 40 nm/10 nm PECVD at 300 °C then annealed at 900 °C for 30min/MOCVD at 1100 °C
5 Al/Al2O3/AlN/SiC 40 nm/10 nm ALD at 300 °C/MOCVD at 1100 °C
6 Al/Si3N4/AlN/SiC 40 nm/10 nm LPCVD at 770 °C/MOCVD at 1100 °C
7 Al/SiO2/Si3N4/AlN/SiC 10 nm/40 nm/10 nm PECVD at 300 °C/LPCVD at 770 °C/MOCVD at 1100 °C
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shows that sample 1, with a 10 nm thick layer AlN, has the lowest in-
terface trap density compared to the SiO2 reference samples. The det-
rimental interface states that exist within this energy range for all
thermally grown oxides are practically absent at the AlN/SiC interface.
The thermal oxide made in the presence of Na (labeled Na in Fig. 2) has
very low density of interface states and the field effect mobility in
MISFETs made with this oxide is ∼150 cm2/Vs which is among the
highest reported [22].
Fig. 2a also shows that the thickness of the AlN affects the AlN/SiC
interface quality. Sample 2 with a 30 nm thick AlN layer has higher
density of interface states than the 10 nm thick sample but nevertheless
much lower than in the thermal oxide samples. This may be connected
to the different morphology of the 10 nm and 30 nm AlN layers, as
shown in Fig. 3. This is not surprising since the density of misfit dis-
locations increases with increasing AlN thickness and above approxi-
mately 30 nm they can cause a deterioration of the insulating properties
of AlN films in MIS devices [25].
It is clear in Fig. 2b that the dielectric stack does in general have
higher interface state densities than a single AlN layer (by comparing
with Fig. 2a). So, the addition of different dielectric layers on the top of
AlN affects the AlN/SiC interface quality. The Si3N4/AlN stack (sample
6) has the highest interface trap density. This can be a result of the high
temperature (770 °C) growth of Si3N4. The SiO2/AlN stack (sample 3)
has the best result for a stack in terms of density of interface states and
is comparable to a 30 nm single AlN layer (sample 2 shown in Fig. 2a).
It is evident by comparing Fig. 2a and b that sample 1 with 10 nm single
AlN layer has the lowest interface trap density compared to all the AlN
samples investigated including the SiO2 reference samples.
Fig. 4a shows 100 kHz GV curves for sample 3 performed at 298 K
and 77 K. In the GV profile, the conductance peak occurs near flatband
conditions and is due to response from interface traps near the fermi
level [24]. The conductance peak height gives a rough estimate of the
density of interface traps near the fermi level. There is a striking dif-
ference in the height of the conductance peak at 298 K and 77 K. This
indicates that the AlN sample has very fast shallow traps, located close
to the SiC conduction band edge, which escape detected during CV at
room temperature. Therefore, the interface trap density was also ex-
tracted from CV data at 77 K and the result is shown in Fig. 4b. At 77 K,
a high density of interface traps is seen in all AlN MIS samples. The AlN
samples even have higher shallow trap density than the reference SiO2
samples. The interface trap density results of the AlN samples expressed
in Figs. 2 and 4b (for 298 K and 77 K respectively) show good agree-
ment with the conductance peak height observed in Fig. 4a. The impact
of these shallow traps on channel mobility in MISFETs is not known but
they are very fast at room temperature compared to the detrimental
interface traps at the SiO2/SiC interface.
3.2. Electron injection into AlN
A sensitivity to electron injection is observed in the AlN samples.
This is detected as a positive flatband voltage shift in subsequent CV
curves when the sample is repeatedly biased into accumulation at room
temperature. Bidirectional CV sweeps (not shown) reveal that most of
the injected electrons are not released from the AlN when the capacitor
is swept to depletion. The voltage hysteresis in such sweeps is only of
the order of 100mV compared to positive flatband voltage shifts of 8 V
when the samples are swept to accumulation (see Fig. 5a). Dislocations
are reported to appear in AlN films thicker than 6 nm [25]. In our case
the thickness is 10 nm so this flatband shift can be a result of trapping of
electrons in dislocations or deep level defects within the AlN [26,27].
Similar electron injection is also observed in the dielectric stacks con-
taining AlN. The trapped electrons are released back to the SiC if
Fig. 1. Room temperature CV curves for (a) sample 1 (AlN 10 nm) and (b) sample 3 (40 nm SiO2/10 nm AlN) at four test signal frequencies between 1 kHz and 1MHz.
Fig. 2. Comparison of the density of interface states (Dit) estimated from CV measurements (at 298 K) as a function of energy for (a) single AlN layers and for (b) AlN
stack MIS capacitors along with reference SiO2 MIS capacitors.
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depletion bias is applied to the MIS capacitors at elevated temperatures.
Fig. 5a and b show the electron injection into the AlN layer in
sample 3 at room temperature and at 77 K respectively. The shift of the
CV curve saturates after several gate voltage sweeps from depletion to
accumulation (−10 V to 10 V respectively). However, the magnitude of
the shift depends on the maximum applied accumulation voltage
(which in this case is 10 V). It is evident that the shift is because of
electron capture within the AlN under accumulation bias and the
electron do not return when the sample is biased to depletion. It is seen
that the shift of the CV curve saturates at lower gate voltage at 77 K (in
Fig. 5b) compared to room temperature (in Fig. 5a). This indicates the
electron injection to traps within the AlN is temperature dependent.
Charge trapping in AlN is commonly reported in literature [8,16]. In
our case, the flatband shift after stressing at 298 K and 77 K is here (in
Fig. 5a and b) about 8 V and 5 V respectively which corresponds to an
effective negative trapped charge of ∼4×1012 cm−2 and
∼2×1012 cm−2 respectively. The insets of both figures show that the
CV curves coincide if one assumes that the shift is only due to electrons
trapped in bulk dielectric traps within the AlN layer. This shows that
the observed electron trapping is neither because of interface traps nor
near-interface traps since these traps cause stretch in the CV curves that
is not seen [28]. The observed positive shift is therefore mainly due to
electron trapping in bulk traps within the AlN. The trapped electrons
can be completely released back to the SiC by applying a depletion bias
(−10 V gate voltage) at elevated temperatures to the MIS capacitor. An
example of such an experiment is shown in Fig. 6.
Fig. 6 shows electron re-emission from traps located within the AlN
layer. To examine such emission, the experiment is performed in a such
way that the traps within the AlN are first intentionally filled with
electrons by cooling the sample from room temperature down to 77 K
while maintaining an accumulation bias of 20 V on the gate. Thereafter,
the subsequent CV sweeps at different temperatures are made from
depletion to weak accumulation (< 20 V) at different time intervals
after applying a depletion bias stress (−10 V) and the flatband voltage
is monitored. This experiment is performed at five different tempera-
tures of 77 K, 250 K, 298 K, 350 K and 390 K applying a depletion bias
stress at −10 V to find the temperature needed for the emission of
electrons from the traps located within AlN layer. Electron emission
from AlN traps starts at room temperature but quickly saturates with
time indicating a limited emission of electrons at this temperature. No
significant emission is seen for temperatures below 298 K. This suggests
that room temperature is only sufficient for emission of electron
trapped within the AlN close to the AlN/SiC interface. However, elec-
trons trapped deeper within the AlN layer are emitted back to SiC at
higher temperatures which corresponds to larger activation energies. A
reliable estimate of the activation energies is not feasible from current
data but there is a large spread in the activation energies. Electron
trapped further away from the interface should exhibit larger activation
energy than electrons located near the AlN/SiC interface [29]. This
experiment demonstrates that the net negative charge observed in these
AlN layers is not a permanently fixed charge but rather electrons
trapped within the dielectric which can be released to the SiC using
depletion bias and by raising the temperature of the sample.
A schematic of the interface, near-interface and bulk defects
Fig. 3. AFM images of the AlN layers with the thickness of 10 nm (a) and 30 nm (b) grown on the SiC substrate.
Fig. 4. (a) GV curve (100 kHz) for sample 3 at 298 K and 77 K. (b) Interface state density as a function of energy for AlN and reference SiO2 MIS capacitors extracted
from CV measurements at 77 K.
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investigated in this study is shown in Fig. 7. The interface traps are
located exactly at the AlN/SiC interface. The near-interface traps are
located some distance (1–2 nm) inside the dielectric and bulk traps are
deep traps within the dielectric [23]. The interface states capture
electrons rapidly and their density can be estimated by conventional CV
measurement. However, bulk traps are slow traps and the density of
trapped electrons in these traps depends strongly on the field across the
dielectric [23,24]. The slow and fast interface traps in AlN are detected
by conventional CV analysis at room temperature and at low tem-
perature of 77 K respectively (see Figs. 2 and 4). Near-interface traps, if
present, are also detected to a certain degree in conventional CV ana-
lysis at room temperature. The bulk traps are detected at elevated
temperature in the studies shown in Fig. 6.
A brief summary of our CV analysis is that the room temperature CV
shows a very low density of interface and near-interface traps at the
AlN/4H-SiC interface. However, a high density of shallow interface
traps close to the conduction band edge of SiC is observed in low
temperature CV measurement. The CV measurements at elevated tem-
peratures after applying depletion bias stress show a high density of
bulk traps from unknown origin within the AlN.
3.3. Breakdown properties of AlN and dielectric stacks containing AlN
IV measurements are used to estimate the critical breakdown field
and the tunneling barrier height of AlN and its stacks. About 20 MIS
capacitors on each sample were investigated with diameters in the
range 100–500 μm. The most reliable and reproducible data was ob-
tained for the smallest capacitors (100 μm in diameter) and results of
such measurements are shown in Fig. 8. Fig. 8(a) compares the di-
electric breakdown field of samples 1 and 3 along with thermally grown
dry SiO2 reference sample based on current density measurement as a
function of the electric field intensity (J-E) across the gate dielectric.
The single layer AlN (sample 1) shows abrupt leakage with increasing
electric field and no clear abrupt breakdown is observed. If one uses the
current density needed to obtain breakdown in the other samples as a
guideline then the AlN layer can withstand about 3MV/cm. However,
the leakage is already unacceptable above 1MV/cm and the data sug-
gests that trap assisted leakage through electron injection is causing this
behavior. Similar observations are made for sample 2 (not shown).
In Fig. 8(a), IV measurements on sample 3 are done at 298 K and
77 K to see the effect of temperature on the dielectric breakdown. A
slight decrease in the current leakage is observed when the temperature
is lowered to 77 K. For sample 3 composed of AlN and SiO2 (room
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Here tAlN denotes the thickness of AlN. Cox,SiO2 and CD,AlN are the cal-
culated capacitances of SiO2 and AlN respectively by taking into ac-
count the corresponding dielectric constant and thickness of the di-
electric. This expression gives a breakdown field value of ∼4MV/cm
across the AlN dielectric in the stack. This shows that addition of the
wide bandgap dielectric, SiO2, on the top of AlN layer slightly improves
Fig. 5. (a) Subsequent 100 kHz CV sweeps
for sample 3 at 298 K, (b) same for sample 3
at 77 K. Electrons are injected into the AlN
layer during accumulation bias which is
detected as positive flatband voltage shift.
The insets of both figures show that the CV
curve coincide if the shift in CV is only due
to electrons trapped in bulk traps within the
AlN layer.
Fig. 6. Electron emission from traps located within the AlN layer. Sample 3 is
first in accumulation (20 V on the gate) at room temperature and then cooled to
77 K. After that, subsequent CV sweeps are made from depletion to accumu-
lation at different time intervals and at a given fixed temperature. Flatband
voltage versus time plot extracted from the CV sweeps shows that the electrons
are re-emitted from the AlN layer and detected as a reverse flatband voltage
shift.
Fig. 7. A schematic of possible interface, near-interface and bulk traps in AlN/
4H-SiC samples.
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the breakdown field. As expected, the actual benefit of adding the SiO2
layer is that the MIS capacitor can tolerate higher gate voltages com-
pared to a single layer AlN.
Fig. 8a shows that the current leakage behavior across the dielectric
is different in the single layer AlN and the stacked AlN MIS sample.
Fowler-Nordheim tunneling behavior is seen in the SiO2/AlN stack
(sample 3) and the reference sample. The SiO2 layer on top of the AlN
layer reduces the current leakage across the AlN based stack because of
the larger bandgap of SiO2. The J-E data of the samples was analyzed
further to determine the tunneling barrier heights assuming F-N tun-




























Here q is the electron charge, h is the Planck constant, ED is the effective
electric field intensity across the dielectric and ϕb is the effective barrier
height in eV measured from the SiC conduction band edge to the di-
electric conduction band edge. The msic and mD are the effective elec-
tron masses in the SiC and the dielectric respectively. The effective
electron mass of AlN and SiO2 is taken to be 0.3mo and 0.42mo re-
spectively [31,32]. The effective barrier height is mostly determined by
parameter B by taking the slope of the straight line appearing in a F-N
plot at high electric field intensity. Such a plot is shown in Fig. 8b. From
the F-N curve of sample 3 (SiO2/AlN stack), at high electric field in-
tensity, the extracted value of ϕb is about 2.5 eV. This value of ϕb is
considerably higher than the conduction band offset value of AlN and
4H-SiC reported in literature which is ∼1.6 eV [11,33]. This high value
of ϕb agrees with the conduction band offset of SiO2/SiC. Extraction
within the medium electric field intensity region gives ϕb of about
0.6 eV. This value of ϕb is approximately the same as obtained for a
single layer AlN (sample 1) by applying F-N tunneling mechanism (F-N
curve is not shown here). This indicates that the tunneling through AlN
dielectric is trap assisted. The investigated high and medium electric
field intensity region of F-N plot of sample 3 are shown by cross mark
on the curve. From the F-N curve of reference SiO2 sample, the value of
ϕb of about 2.6 eV is obtained and the same value is reported in lit-
erature for thermally grown SiO2/SiC interface using F-N tunneling
mechanism [34].
In summary, the AlN MIS samples show some very interesting re-
sults. Based on room temperature CV analysis, the AlN/SiC interface
contains very low density of interface states compared to state of the art
thermal oxides. However, it is evident that the AlN/SiC interface has
significant amount of fast interface states located very near the SiC
conduction band edge. These interface state are detected at 77 K in
capacitance analysis and could have an impact on electron channel
mobility in AlN based SiC MISFETs. Overall the results are very pro-
mising in terms of interface state densities but the main obstacle here is
severe electron injection into the AlN under accumulation bias. The
physical origin of the bulk electron traps within the AlN is unknown.
Our speculation is that the AlN layer has either very high density of
intrinsic point defects (e.g silicon and oxygen point defects) or extended
defects like dislocations causing the current leakage through the AlN
layer [26]. If the latter is the case, then the structural defect density
could be reduced by growing thinner layers of AlN (2–3 nm) and then
depositing SiO2 on top of the AlN to complete the dielectric stack.
4. Conclusions
CV analysis at room temperature reveals an order of magnitude
lower density of interface traps at the AlN/SiC interface than at nitrided
SiO2/SiC interfaces. It is evident that the interface traps that are held
responsible for electron channel mobility reduction in 4H-SiC MISFETs
are practically absent at the AlN/SiC interface in this study. The AlN/
SiC structures do have a large density of fast interface traps located very
near the SiC conduction band edge that are revealed by CV analysis at
77 K and could have some impact in MISFETs. Electron trapping within
the AlN is significant when the MIS capacitors are biased into accu-
mulation resulting in a large flatband voltage shift towards higher gate
voltage. This process is reversible and the electrons are fully released
from the AlN layer if depletion bias is applied at elevated temperatures.
This is connected to the relatively low breakdown field (3–4MV/cm) of
the AlN layers. It is possible to improve the breakdown field slightly by
depositing a SiO2 layer on top of the AlN. For future studies, we propose
growing a few nm thin AlN layer followed by a thick layer of deposited
SiO2 in an attempt to decrease the electron trapping within the AlN
layer. More work is needed on such dielectric stacks to reveal if they
can be an alternative to SiO2 as a gate dielectric in 4H-SiC MIS devices.
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